Altera Risc-V Board

Frequency Division Design, Learn the BCD Code Counter, Digital Display Decoding Design, Segment Display – Altera Risc-V Board PRA040 Experimental 3

November 18, 2020February 1, 2021 SteveGuysAltera Risc-V Board, Digital Display Decoding Design, Frequency Division Design, Learn the BCD Code Counter, PRA040, segment display

Experiment 3 Segment Display 3.1 Experiment Objective Review experiment 1, proficient in PLL configuration, frequency division design, and project verification; Learn the BCD code counter; Digital display decoding design; Learn to program the project into the serial FLASH of the development board; 3.2 Experiment Implement The segment display has two lower digits to display seconds, the middle two digits to display minutes, and the highest two digits to display hours. The decimal point remains off and will not be considered for the time being. 3.3 Experiment 3.3.1 Introduction to the…

Experimental Manuals FII RISC-V3.01 CPU FII-PRA040 FPGA Tutor Risc-V Risc-V Core

Master the Design of the Frequency Divider to Implement the Shifting – LED LED Shifting – Altera Risc-V Board PRA040 Experimental 1

November 18, 2020January 19, 2021 SteveGuysAltera Risc-V Board, Design of the Frequency Divider, Different kinds of LEDs, Implement the Shifting, LED shifting, PRA040 Experimental

Experiment 1 LED shifting 1.1 Experiment Objective Practice to use Quartus II to create new projects and use system resources IP Core; Proficiency in the writing of Verilog HDL programs to develop a good code writing style; Master the design of the frequency divider to implement the shifting LED; Combine hardware resources to perform FPGA pin assignment and implement actual program downloading; Observe the experiment result and summarize it. 1.2 Experiment Implement Use all LEDS, all light up during reset; End reset, LED lights from low to high (from right…