Category: Experimental Manuals

AD, DA Experiment Results
Experimental Manuals FPGA Tutor PRX100 Risc-V

digital-to-analog conversion: DAC, analog-to-digital conversion: ADC – Xilinx Risc-V Board Tutorial : AD, DA Experiment – FII-PRX100 FPGA Board Experiment 13

SteveGuys, , , , ,

Experiment 13 AD, DA Experiment 1.Experiment Objective Since in the real world, all naturally occurring signals are analog signals, and all that are read and processed in actual engineering are digital signals. There is a process of mutual conversion between natural and industrial signals (digital-to-analog conversion: DAC, analog-to-digital conversion: ADC). The purpose of this experiment is twofold: Learning the theory of AD conversion Read the value of AD acquisition from PCF8591, and convert the value obtained into actual value, display it with segment decoders 2.Experiment Requirement Perform analog-to-digital conversion using…

Read More
Demonstration of the develop board
Experimental Manuals FPGA Tutor PRX100 Risc-V

Learning the basic principles of the different IIC bus, mastering the IIC communication protocol, Xilinx Risc-V Board Tutorial : IIC Protocol Transmission – FII-PRX100 FPGA Board Experiment 12

SteveGuys, , ,

Experiment 12 IIC Protocol Transmission 1.Experiment Objective There is an IIC interface EEPROM chip 24LC02 in the test plate, capacity sized 2 kbit (256 bite). Since the data is not lost after the EEPROM is powered down, users can store some hardware setup data or user information. Learning the basic principles of the different IIC bus, mastering the IIC communication protocol Master the method of reading and writing EEPROM Joint debugging using logic analyzer 2.Experiment Requirement Correctly write a number to any address in the EEPROM (this experiment writes to…

Read More
ModelSim simulation waves sent by serial
Experimental Manuals FPGA Tutor PRX100 Risc-V

Xilinx Risc-V Board Tutorial : Asynchronous Serial Port Design and Experiment – FII-PRX100 FPGA Board Experiment 11

SteveGuys, ,

Experiment 11 Asynchronous Serial Port Design and Experiment 1.Experiment Objective Because asynchronous serial ports are very common in industrial control, communication, and software debugging, they are also vital in FPGA development. Learning the basic principles of asynchronous serial port communication, handshake mechanism, data frame Master asynchronous sampling techniques Review the frame structure of the data packet Learning FIFO Joint debugging with common debugging software of PC (SSCOM, teraterm, etc.) 2.Experiment Requirement Design and transmit full-duplex asynchronous communication interface Tx, Rx Baud rate of 11520 bps, 8-bit data, 1 start bit,…

Read More
Risc-V Board - Dual_port RAM test result
Experimental Manuals FPGA Tutor PRX100 Risc-V

Xilinx Risc-V Board Tutorial : Use Dual_port RAM to Read and Write Frame Data – FII-PRX100 FPGA Board Experiment 10

SteveGuys,

Experiment 10 Use Dual_port RAM to Read and Write Frame Data 1.Experiment Objective Learn to configure and use dual-port RAM Learn to use synchronous clock to control the synchronization of frame structure Learn to use asynchronous clock to control the synchronization of frame structure Observing the synchronization structure of synchronous clock frames using ILA Extended the use of dual-port RAM Design the use of three-stage state machine 2.Experiment Requirement Generate dual-port RAM and PLL 16-bit width, 256-depth dual-port RAM 2 PLL, both 50 MHz input, different 100 MHz and 20…

Read More
Risc-V Use of ROM Results
Experimental Manuals FPGA Tutor PRX100 Risc-V

Study the internal memory block of FPGA, Study the format of *.mif and how to edit *.mif file to configure the contents of ROM : Use of ROM – FII-PRX100 Risc-V FPGA Board Experiment 9

SteveGuys

Experiment 9 Use of ROM 1.Experiment Objective Study the internal memory block of FPGA Study the format of *.mif and how to edit *.mif file to configure the contents of ROM Learn to use RAM, read and write RAM 2.Experiment Design Design 16 outputs ROM, address ranging 0-255 Interface 8-bit switch input as ROM’s address Segment decoders display the contents of ROM and require conversion of hexadecimal to BCD output. 3.Design Procedure Create a coe file. This experiment *.coe file is generated based on Matlab2018. The *.m file is as…

Read More
Risc-V Board
Experimental Manuals FPGA Tutor PRX100 Risc-V

Xilinx Risc-V Board Tutorial : Hexadecimal Number to BCD Code Conversion and Application – FII-PRX100 FPGA Board Experiment 8

SteveGuys

Experiment 8 Hexadecimal Number to BCD Code Conversion and Application 1.Experiment Objective Since the hexadecimal display is not intuitive, decimal display is more widely used in real life. Human eye recognition is relatively slow, so the display from hexadecimal to decimal does not need to be too fast. Generally, there are two methods Countdown method: Under the control of the synchronous clock, the hexadecimal number is decremented by 1 until it is reduced to 0. At the same time, the appropriate BCD code decimal counter is designed to increment. When…

Read More
Risc-V Board Multiplier Use and ISIM Simulation
Experimental Manuals FPGA Tutor PRX100 Risc-V

Xilinx Risc-V Board Tutorial : Multiplier Use and ISIM Simulation- FII-PRX100 FPGA Board Experiment 7

SteveGuys

Experiment 7 Multiplier Use and ISIM Simulation 1.Experiment Objective Learn to use multiplier Use ISIM to simulate design output 2.Experiment Design Build new project mult_sim Select device XC7A100TFGG676-2 Design requirement 8×8 multiplier, the first input value is an 8-bit switch, and the second input value is the output of an 8-bit counter. Observe the result on Modelsim Observe the result on 6 segment decoders Design procedure Create new file mult_sim.v  Add PLL，set the input clock to be 50 MHz, and the output clock to be 100 MHz Add LPM_MULT IP…

Read More
Risc-V Board - Digital Clock Comprehensive Design Experiment
Experimental Manuals FPGA Tutor PRX100 Risc-V

Xilinx Risc-V Board Tutorial : Digital Clock Comprehensive Design Experiment- FII-PRX100 FPGA Board Experiment 6

SteveGuys

Experiment 6 Digital Clock Comprehensive Design Experiment 1.Experiment Objective Design month, day, hour, minute, and second digital clock experiments, using 6 segment decoders 60 seconds carried to the minute 60 minutes carried to the hour 24 hours carried to the day 30 days carried to the month, and reset all Set four keys: menu, left, up, down The menu key controls the calibration function to switch between clock, date, and alarm. The left key selects which value is currently calibrated The Up and down keys add 1 and subtract 1…

Read More
Button Debounce Design and Experimental-
Experimental Manuals FPGA Tutor PRX100 Risc-V

Xilinx Risc-V Board Tutorial : Button Debounce Design and Experimental- FII-PRX100 FPGA Board Experiment 5

SteveGuys

Experiment 5 Button Debounce Design and Experimental 1.Experiment Objective Review the design of blinking LED Learn the principle of button debounce, and adaptive programming Learn the connection and use of the FII-PRX100T button schematics Integrated application of button debounce and another compatible program design 2.Experiment Button debounce principle Usually, the switches used for the buttons are mechanical elastic switches. When the mechanical contacts are opened and closed, due to the elastic action of the mechanical contacts, a push button switch does not immediately turn on when closed, nor is it…

Read More
Block/SCH Digital Clock Design
Experimental Manuals FPGA Tutor PRX100 Risc-V

Xilinx Risc-V Board Tutorial : Block/SCH Digital Clock Design- FII-PRX100 FPGA Board Experiment 4

SteveGuys

Experiment 4 Block/SCH Digital Clock Design 1.Experiment Objective Review the new FPGA project building in Vivado, device selection, PLL creation, PLL frequency setting, Verilog tree hierarchy design, and the use of ILA Master the design method of graphics from top to bottom Combine the BCD_counter project to realize the movement of the decimal point (DP) of the decoder Observe the test result 2.Experiment Procedure File -> Project -> New Project Name：block_counter Select Device: XC7A100T-2FGG676I See Fig 4. 1, add source file, new top-level entity: block_counter.v Fig 4. 1 Build source…

Read More